- Computer-Aided System Design Layout Verification Lab 1: Dracula (1篇回复)
- cadence Silicon Ensembleä Place and Route 194pdf (0篇回复)
- Post-Layout Design Rule Check for Cell-Based – Using Dracula (0篇回复)
- Mission of PhD (Physical Design) GROUP (1篇回复)
- Physical Synthesis Tutorial (2篇回复)
- RTL Performance Prototyping in Physical Synthesis Flow (3篇回复)
- 哈尔滨工业大学微电子 ARCA3 SoC的FPGA实现 ARCA3 based SoC Platform (8篇回复)
- Physical Design with Astro 101PDF (3篇回复)
- cadence Virtuoso® Platform Update Training Physical Design 422pdf (1篇回复)
- Practical Problems in VLSI Physical Design Automation 292pdf (1篇回复)
- Physical Design Methodology for a 0.13um System on a Chip (6篇回复)
- WCDMA Physical Layer: Characteristics, Design Principles, and Performance 99p (2篇回复)
- DDR Timing Closure – Physical Design and STA Methodology (3篇回复)
- cadence Layout Versus Schematic (LVS) (3篇回复)
- Algorithms for VLSI Physical Design Automation 591pdf (1篇回复)
- Brown University -Physical Design of Digital Integrated Circuits (1篇回复)
- Advanced IC Physical Design (1篇回复)
- Advanced.ASIC.Chip.Synthesis.Using.Synopsys.Design.Compiler.Physical.Compiler (3篇回复)
- An ASIC Design Implementation Perspective 222PDF (2篇回复)
- 后端物理设计流程 (3篇回复)
- MENTOR Graphics Using Calibre student book 550pdf (1篇回复)
- SOC lab (0篇回复)
- CIC Cell-Based IC Physical Design and Verification- SOC Encounter 181PDF (0篇回复)
- CIC LAYOUT Verification with Dracula Traning Manual 170pdf (0篇回复)
- ECE CS 5720 6720 – Analog IC Design Tutorial for Cadence –Layout, DRC, LV (0篇回复)
- Layout Versus Schematic (LVS) Verification (0篇回复)
- Calibre LVS教学 (2篇回复)
- Calibre DRC Flow (1篇回复)
- 同济大学微电子中心 逻辑综合中对关键路径处理方法的研 (3篇回复)
- 系统时序基础理论 (2篇回复)
- LAYOUT EXTRACTION INCLUDING SUBSTRATE PARASITICS FOR ESD PROTECTION CIRCUITS (1篇回复)
- Calibre LVS實作及report運用 (0篇回复)
- Mentor Graphics Calibre Verification User’s Manual 735pdf (0篇回复)
- 综合过程Design Compiler 92DOC (0篇回复)
- 系统设计调查：ASIC重点 (0篇回复)
- 逻辑综合关键路径 (0篇回复)
- MIPS32™ Architecture For Programmers Volume I Introduction to th (4篇回复)
- MIPS32™ Architecture For Programmers Volume II The MIPS32™ Ins (7篇回复)
- FPGA Synthesis with the Synplify ProÒ Tool (2篇回复)
- UMC 0.18mm Process High-Speed Dual-Port SRAM (HS-SRAM-DP) Generator User Manu (1篇回复)
- Table Lookup Delay Model Tutorial (3篇回复)
- Asynchronous & Synchronous Reset (1篇回复)
- NVIDIA深入大规模芯片设计全过程 (2篇回复)
- 数位系统实验 (2篇回复)
- Synthesizing DSP (1篇回复)
- RTL Coding Styles That Yield Simulation and Synthesis Mismatches (1篇回复)
- ASIC DESIGN METHODOLOGY (1篇回复)
- SystemVerilog - Is This The Merging of Verilog & VHDL (2篇回复)
- Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill (1篇回复)
- State Machine Coding Styles for Synthesis (1篇回复)
- ISSUES ON TIMING AND CLOCKING (0篇回复)
- Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Des (1篇回复)
- Verilog Coding Styles For Improved Simulation Efficiency (1篇回复)
- Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchr (0篇回复)
- Coding And Scripting Techniques For FSM Designs With Synthesis-Optimized,Glit (0篇回复)
- A Proposal To Remove Those Ugly Register Data Types From Verilog (0篇回复)
- full_case parallel_case, the Evil Twins of Verilog (0篇回复)
- Motorola EKV v2.6 Parameter Extraction Tutorial (0篇回复)
- BSIM3v3 Key Parameter Extractions for Efficient Circuit Designs (0篇回复)
- Cadence Tutorial B Layout DRC Extraction and LVS Create (0篇回复)
- SYNOPSYS Chip Finishing Methodology In IC Compiler (2篇回复)
- Computer-Aided Design for Manufacturability (1篇回复)
- 集成电路CAD (1篇回复)
- Hercules 的物理验证 (2篇回复)
- DRC and LVS Command Files Status (2篇回复)
- LVS规则检查简要指南 (1篇回复)
- High-Level Synthesis of VLSIs (1篇回复)
- Digital IP Authoring (1篇回复)
- LVS的dracula查错流程 (0篇回复)
- CMOS Circuit Design, Layout, and Simulation 1214PDF (0篇回复)
- 版图设计 (0篇回复)
- Layout-based Logic Decomposition for Timing Optimization (0篇回复)
- IC產業的明日之星 -- IP (0篇回复)
- IC设计 (0篇回复)
- A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimizat (0篇回复)
- Addressing Optimization for Loop Execution Targeting DSP with Auto-Increment (0篇回复)
- Integrating Logic Retiming and Register Placement (0篇回复)
- Performance-Optimal Clustering with Retiming for Sequential Circuits (0篇回复)
- Standard Cell Libraries (0篇回复)
- Circuit Simulation with HSPICE (0篇回复)
- A Hardware Implementation of the Blowfish Cipher (0篇回复)
- A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorp (0篇回复)
- Array Allocation Taking into Account SDRAM Characteristics (0篇回复)
- Principles of Digital Design floating-point number addition (0篇回复)
- A Hardware Accelerator IP for EBCOT Tier-1 Coding in JPEG2000 Standard (0篇回复)
- 浙江大学 ESD与TCAD仿真 163ppt (0篇回复)
- 浙江大学 Foundation of On-chip ESD Protection (0篇回复)
- 清华大学 Computer Science 157ppt (0篇回复)
- 西安电子科技大学 半导体物理 半导体表面 (0篇回复)
- 西安电子科技大学 半导体物理 半导体中载流子的输运现象 (0篇回复)
- 西安电子科技大学 半导体物理 半导体中的平衡与非平衡载 (0篇回复)
- 西安电子科技大学 半导体物理 半导体晶体结构和缺陷 (0篇回复)
- 厦门大学嘉庚学院 直流分析 (0篇回复)
- 厦门大学嘉庚学院 PSPICE电路结构描述 (0篇回复)
- 浙大微电子研究所 ASIC DESIGN-Synthesis (0篇回复)
- 浙大微电子研究所 基于Encounter软件的布局布线 (0篇回复)
- 浙大微电子研究所 Hspice Spectre 介绍 (0篇回复)
- 浙大微电子研究所 专用集成电路概念及设计流程 (0篇回复)
- 浙大微电子研究所 专用集成电路设计技术基础 (0篇回复)
- 浙江大学 发展和变化中的集成电路产业 (0篇回复)
